

General Description

The AAT2689 provides two independently regulated DC outputs, consisting of a high voltage step-down (Buck) regulator and a low input voltage low dropout (LDO) regulator. The PMIC is optimized for low cost 12V adapter inputs, making the device the ideal system-on-a-chip power solution for consumer communications equipment.

Channel 1 is a step-down (Buck) regulator with an input voltage range of 6V to 24V providing up to 2500mA output current. 490kHz fixed switching frequency allows small L/C filtering components. Channel 1 utilizes voltage mode control configured for optimum performance across the entire output voltage and load range.

Channel 2 is a low-dropout (LDO) regulator providing up to 600mA output current. The device provides extremely low output noise, low quiescent current and excellent transient response.

The controller includes integrated cycle-by-cycle overcurrent protection, soft-start and over-temperature disable features. Independent input and enable pins provide maximum design flexibility.

The AAT2689 is available in the Pb-free 3x4mm 16-pin TDFN package. The rated operating temperature range is -40°C to 85°C.


Features

- 2-Output Step-Down Converters:
 - Channel 1 (Buck): V_{IN1} = 6V to 24V
 - V_{OUT1} adjustable from 1.5V to 5.5V
 - I_{OUT1} up to 2.5A
 - High Switching Frequency
 - Voltage Mode Control
 - PWM Fixed Frequency for Low-Ripple
 - Channel 2 (LDO): V_{IN2} = 2.7V to 5.5V
 - I_{OUT2} up to 600mA
 - 1V Dropout Voltage at 600mA
 - High Accuracy ±1.5%
- Small Solution Size
 - System on a Chip
 - Ultra-small External L/C
- Shutdown Current <35µA
- Independent Enable Pins
- Adjustable Over-Current Protection
- Over-Temperature Protection
- Internal Soft Start
- 3x4mm 16-Pin TDFN Low Profile Thermally Enhanced Package
- -40°C to 85°C Temperature Range

Applications

- · DSL and Cable Modems
- Notebook Computers
- Satellite Settop Box
- Wireless LAN Systems

Typical Application






Pin Descriptions

Pin #	Symbol	Function	
1	IN1	Input supply voltage pin for Channel 1 step-down (Buck) regulator. Connect both IN1 pins together. Connect the input capacitor close to this pin for best noise performance.	
2	Channel 1 step-down (Buck) regulator boost drive input pin. Connect the cathode of fast rectifier from this and connect a 100nF capacitor from this pin to the Channel 1 switching node (LX) for internal hi-side MOSF gate drive.		
3	EN1	Channel 1 step-down (Buck) regulator enable input pin. Active high enables internal linear regulator and Channel 1 output.	
4	RS1	Channel 1 output current sense pin. Connect a small signal resistor from this pin to the Channel 1 switching node (LX) to enable over-current sense for step-down (Buck) converter.	
5	OS1	Channel 1 output sense voltage pin. Connect to the output capacitor to enable over-current sense for step-down (Buck) converter.	
6	COMP1	Compensation pin for Channel 1 step-down (Buck) regulator. Connect a series resistor and capacitor network to compensate for the voltage mode control loop.	
7	FB1 Feedback input pin for Channel 1 step-down (Buck) converter. Connect an external resistor divider to this program the output voltage to the desired value.		
8	EN2	Channel 2 linear low dropout (LDO) enable input pin. Active high.	
9	IN2	Input supply voltage pin for Channel 2 linear low dropout (LDO) regulator. Connect a 2.2µF ceramic input capacitor close to this pin.	
10	OUT2	Output of Channel 2 of linear low dropout (LDO) regulator. Connect a 2.2µF ceramic capacitor from this pin to the GND pin.	
11	AGND	Analog ground pin for LDO and Buck (step-down) controller. Tie to PCB ground plane.	
12	VL1	Internal linear regulator for Channel 1 step-down (Buck) converter. Connect a 2.2µF/6.3V capacitor from this pin to the GND pin.	
13	GND	Ground pin for both channels. Power return pin for both channels. Connect returns of both channels input and output capacitors close to this pin for best noise performance.	
14	IN1	Input supply voltage pin for Channel 1 step-down (Buck) regulator. Connect both IN1 pins together. Connect the input capacitor close to this pin for best noise performance.	
15	LX1	Channel 1 step-down (Buck) converter switching pin. Connect output inductor to this pin. Connect both LX1 pins together.	
16	LX1	Channel 1 step-down (Buck) converter switching pin. Connect output inductor to this pin. Connect both LX1 pins together.	
EP1	GND	Exposed paddle 1 tied to ground. Connect to PCB heatsink for optimum thermal performance of internal LDO device.	
EP2	IN1	Exposed paddle 2 tied to drain of internal high side MOSFET. Connect to PCB heatsink for optimum thermal performance of step-down (Buck) regulator.	

Pin Configuration

2

TDFN34-16 Dual Paddle (Top View)





Absolute Maximum Ratings¹

Symbol	Description	Value	Units
V _{IN(HI)} , V _{EN1}	IN1, LX, EN1 to GND	-0.3 to 30.0	V
V _{IN(LO)}	IN2, VL1 to GND	-0.3 to 6.0	V
V _{BST1-LX1}	BST1 to LX1	-0.3 to 6.0	V
$V_{CONTROL}$	FB1, COMP1, RS1, OS1, OUT2 to GND	$-0.3 \text{ to } V_{IN(LO)} + 0.3$	V
V _{EN2}	EN2 to GND	-0.3 to V _{IN2} + 0.3	V
I _{IN(PULSED)}	IN to LX	12.0	Α
T ₁	T ₁ Operating Junction Temperature Range		°C
T _{LEAD}	Maximum Soldering Temperature (at leads, 10 sec)	300	°C

Thermal Information

Symbol	Description	Value	Units
Θ_{JA}	Thermal Resistance ²	50	°C/W
P_{D}	P _D Maximum Power Dissipation ³		W

^{1.} Stresses above those listed in Absolute Maximum Ratings may cause permanent damage to the device. Functional operation at conditions other than the operating conditions specified is not implied. Only one Absolute Maximum Rating should be applied at any one time.

^{2.} Mounted on an FR4 board with exposed paddle connected to ground plane.

^{3.} Derate 20mW/°C above 25°C ambient temperature.



Electrical Characteristics¹

 V_{IN1} = 12.0V, V_{IN2} =3.3V; T_A = -40°C to 85°C, unless noted otherwise. Typical values are at T_A = 25°C.

Symbol	Description	Conditions		Min	Тур	Max	Units
Channel 1: St	ep-Down (Buck) Converter					ı	ı
V_{IN1}	Input Voltage					24.0	V
		V _{IN1} Rising				5.0	V
$V_{\sf UVLO1}$	UVLO Threshold	V _{IN1} Hysteresis			300		mV
		V _{IN1} Falling		3.0			V
V _{OUT1}	Output Voltage Range			1.5		5.5	V
V_{FB1}	Feedback Pin Voltage			0.591	0.600	0.609	V
V_{OUT1}	Output Voltage Accuracy	$I_{OUT1} = 0 \text{ to } 2.5A$		-3.0		+3.0	%
$(\Delta V_{OUT1}/V_{OUT1}) / \Delta V_{IN1}$	Line Regulation	$V_{IN1} = 6V \text{ to } 24V, V_{OUT1} = 3.3V,$ $I_{OUT1} = 0V \text{ to } 2.5A$			0.014		%/V
$(\Delta V_{OUT1}/V_{OUT1}) / \Delta I_{OUT1}$	Load Regulation	$V_{IN1} = 6V$ to 24V, $V_{OUT1} = 3.3V$, $I_{OUT1} = 0A$ to 2.5A			0.1		%/A
I_{Q1}	Quiescent Current	V _{EN1} = High, No load			0.6		mA
I _{SHDN1}	Shutdown Current	$V_{EN1} = Low, V_{L1} = 0V$				35.0	μΑ
V _{OCP1}	Over-Current Offset Voltage	$V_{EN1} = High, V_{IN1} = 6V \text{ to } 24V, T_A = 2$	5°C	80	100	120	mV
I _{LX1}	LX Pin Leakage Current	$V_{IN1} = 24.0V, V_{EN1} = Low$		-1.0		1.0	μΑ
D _{MAX}	Maximum Duty Cycle				85		%
T _{ON(MIN)}	Minimum On-Time	$V_{IN1} = 6V \text{ to } 24V$			100		ns
R _{DSON(H)}	Hi Side On-Resistance	$V_{L1} = 4.5V$			70		mΩ
F _{osc1}	Oscillator Frequency			350	490	650	kHz
F _{FOLDBACK1}	Short Circuit Foldback Frequency	Current Limit Triggered			100		kHz
T _{S1}	Start-Up Time	From Enable Channel 1 to Output Re	aulation		2.5		ms
	OmA Linear Low Dropout (LDO)		<u></u>				
V_{IN2}	Input Voltage			2.7		5.5	V
V _{DO2}	Dropout Voltage	98% x $V_{OUT2(NOM)}$, $I_{OUT2} = 600 \text{mA}$			1000	1300	mV
I _{O2}	Quiescent (Ground) Current	No load			70	125	μA
I_{SHDN2}	Shutdown Current	$V_{EN2} = GND$				1.0	μA
		$I_{OUT2} = 1$ to 600mA, $V_{IN2} = 2.7V$ to 5. $T_A = 25$ °C	.5V,	-2.0		+2.0	%
$V_{\text{OUT2(TOL)}}$	Output Voltage Tolerance	$I_{OUT2} = 1$ to 600mA, $V_{IN2} = 2.7V$ to 5. $T_A = -40$ °C to 85°C	5V,	-3.5		+3.5	%
e _N	Output Noise	BW = 300Hz to 50kHz			250		μV_{RMS}
			1kHz		67		
PSRR	Power Supply Rejection Ratio	$I_{OUT2} = 10mA$	10kHz		47		dB
	Total Cappin Tagestan Tages	1MHz			45		1
I _{LIMIT2}	Current Limit	11112		700	800		mA
T _{S2}	Enable Start-Up Delay	From Enable Channel 2 to Output Regulation			15		μs
	ature, EN Logic						
	Over-Temperature Shutdown Threshold				135		°C
$T_{SD1,2}$	Over-Temperature Shutdown Hysteresis				15		°C
V _{EN1,EN2(L)}	Enable Threshold Low	1				0.6	V
V _{EN1(H)}	Enable Threshold High			2.5			V
V _{EN2(H)}	Enable Threshold High			1.4			V
I _{EN1,EN2}	Input Low Current			-1.0		1.0	μA


^{1.} The AAT2689 is guaranteed to meet performance specifications over the -40°C to +85°C operating temperature range and is assured by design, characterization and correlation with statistical process controls.




PMIC Solution for 12V Adapter Systems with 2-Output High Performance Step-Down Converters SystemPower[™]

Typical Characteristics


Step-Down Converter Efficiency vs. Load




Step-Down Converter DC Regulation



Step-Down Converter Line Regulation




Step-Down Converter Output Ripple




Time (2µs/div)

Step-Down Converter Output Ripple



Time (1µs/div)

Step-Down Converter Load Transient Response




Time (100µs/div)



PMIC Solution for 12V Adapter Systems with 2-Output High Performance Step-Down Converters SystemPower[™]

Typical Characteristics


Step-Down Converter Load Transient Response



Time (100µs/div)

Step-Down Converter Line Transient Response






Time (2ms/div)

Step-Down Converter Soft Start


 $(V_{IN1} = 12V; V_{EN1} = 10V; V_{OUT1} = 3.3V; I_{OUT1} = 2.5A)$




Time (500µs/div)

Step-Down Converter Output Voltage Error vs. Temperature

 $(V_{IN1} = 12V; V_{OUT1} = 3.3V)$




Step-Down Converter Switching Frequency vs. Temperature



Step-Down Converter Switching Frequency vs. Input Voltage

 $(V_{OUT1} = 3.3V; I_{OUT1} = 2.5A)$








Typical Characteristics

Step-Down Converter Input Current vs. Input Voltage $(V_{EN1} = V_{IN1})$ 0.70 Input Current (mA) 0.65 0.60 0.55 0.50 85°C 25°C 0.45 -40°C 0.40 21 24 Input Voltage (V)


LDO Dropout Voltage vs. Temperature









LDO Dropout Voltage vs. Output Current



LDO Input Current vs. Input Voltage




LDO V_{IH} and V_{IL} vs. Input Voltage





Typical Characteristics


LDO Turn-Off Response Time



Time (5µs/div)


LDO Turn-On Time from Enable






Time (5µs/div)

LDO Output Voltage Error vs. Temperature




LDO Load Transient Response




Time (40µs/div)

LDO Load Transient Response



Time (40µs/div)

LDO Line Transient Response




Time (200µs/div)




Typical Characteristics

LDO Output Voltage Noise (I_{OUT2} = 10mA; Power BW: 300~50KHz)




LDO Power Supply Rejection Ratio, PSRR (I_{OUT2} = 10mA; BW: 100KHz to 300KHz)





Functional Block Diagram



Functional Description

The AAT2689 provides two independently regulated DC outputs; consisting of a high voltage step-down (Buck) regulator and a low input voltage linear low dropout (LDO) regulator. The PMIC is optimized for low cost 12V adapter inputs, making the device an ideal system-on-achip power solution for consumer communications equipment.

Channel 1 is a step-down (Buck) regulator with an input voltage range 6.0 to 24V; providing up to 2500mA output current. 490kHz fixed switching frequency allows small L/C filtering components.

Channel 1 utilizes voltage mode control configured for optimum performance across the entire output voltage and load range. The controller includes integrated overcurrent, soft-start and over-temperature protection. Over-

current is sensed through the output inductor DC winding resistance (DCR). An external resistor network adjusts the current limit according to the DCR of the desired inductor and the desired output current limit. Frequency reduction limits over-current stresses during short-circuit events. The operating frequency returns to the nominal setting when over-current conditions are removed.

Channel 2 is a linear low-dropout (LDO) regulator providing up to 600mA output current at a factory set output voltage. The device provides extremely low output noise, low quiescent current and excellent transient response.

The controllers include integrated over-current, soft-start and over-temperature protection. Independent input and enable pins provide maximum design flexibility. The AAT2689 is available in the Pb-free 3x4mm 16-pin TDFN package. The rated operating temperature range is -40°C to 85°C.



Applications Information

Output 1 is a high voltage DC/DC Buck (step-down) converter providing an output voltage from 1.5V to 5.5V. The integrated high-side N-channel MOSFET device provides up to 2.5A output current. Input voltage range is 6.0V to 24.0V. The step-down converter utilizes constant frequency (PWM-mode) voltage mode control to achieve high operating efficiency while maintaining extremely low output noise across the operating range. High 490kHz (nominal) switching frequency allows small external filtering components, achieving minimum cost and solution size. External compensation allows the designer to optimize the transient response while achieving stability across the operating range.

Output 2 is a low voltage, low dropout (LDO) linear regulator providing 1.8V with up to 600mA output current. The input voltage range is 2.7V to 5.5V. The LDO provides very low noise output which can be derived directly from the Output 1 channel.

Output Voltage and Current

Output 1 is set using an external resistor divider as shown in Table 1. Minimum output voltage is 1.5V and maximum output voltage is 5.5V. Typical maximum duty cycle is 85%.

V _{out} (V)	$R_4 = 6.04k\Omega$ $R_3(k\Omega)$
1.5	9.09
1.8	12.1
1.85	12.4
2.0	14.0
2.5	19.1
3.0	24.3
3.3	27.4
5.0	44.2

Table 1: Feedback Resistor Values

Alternately, the feedback resistor may be calculated using the following equation:

$$R_3 = \frac{(V_{OUT} - 0.6) \cdot R_4}{0.6}$$

R3 is rounded to the nearest 1% resistor value.

Channel 1 Regulator Output Capacitor Selection

Two 22 μ F ceramic output capacitors are required to filter the inductor current ripple and supply the load transient current for $I_{\text{OUT}}=2.5A$. The 1206 package with 10V minimum voltage rating is recommended for the output capacitors to maintain a minimum capacitance drop with DC bias.

Channel 1 Output Inductor Selection

The step-down converter utilizes constant frequency (PWM-mode) voltage mode control. A 4.7µH inductor value is selected to maintain the desired output current ripple and minimize the converter's response time to load transients. The peak switch current should not exceed the inductor saturation current, the MOSFET or the external Schottky rectifier peak current ratings.

Channel 1 Rectifier Selection

When the high-side switch is on, the input voltage will be applied to the cathode of the Schottky diode. The rectifier's rated reverse breakdown voltage must be chosen at least equal to the maximum input voltage of the stepdown regulator.

When the high-side switch is off, the current will flow from the power ground to the output through the Schottky diode and the inductor. The power dissipation of the Schottky diode during the time-off can be determined by the following equation:

$$P_{D} = I_{OUT} \cdot V_{D} \cdot \left(1 - \frac{V_{OUT}}{V_{IN}} \right)$$

Where V_D is the voltage drop across the Schottky diode.

Channel 1 Input Capacitor Selection

For low cost applications, a $100\mu\text{F}/25\text{V}$ electrolytic capacitor is selected to control the voltage overshoot across the high side MOSFET. A small ceramic capacitor with voltage rating at least 1.05 times greater than the maximum input voltage is connected as close as possible to the input pin (Pin 14) for high frequency decoupling.



Channel 1 Feedback and Compensation Networks




Figure 1: AAT2689 Feedback and Compensation Networks for Type III Voltage-Mode Control Loop.

The transfer function of the error amplifier is dominated by the DC gain and the L C_{OUT} output filter of the regulator. This output filter and its equivalent series resistor (ESR) create a double pole at F_{LC} and a zero at F_{ESR} in the following equations:

Eq. 1:
$$F_{LC} = \frac{1}{2 \cdot \pi \cdot \sqrt{L \cdot C_{OUT}}}$$

Eq. 2:
$$F_{ESR} = \frac{1}{2 \cdot \pi \cdot ESR \cdot C_{OUT}}$$

The feedback and compensation networks provide a closed loop transfer function with the highest 0dB crossing frequency and adequate phase margin for system stability. Equation 3, 4, 5 and 6 relate the compensation network's poles and zeros to the components R1, R3, R5, C2, C3, and C8:

Eq. 3:
$$F_{Z1} = \frac{1}{2 \cdot \pi \cdot R_1 \cdot C_2}$$

Eq. 4:
$$F_{Z2} = \frac{1}{2 \cdot \pi \cdot (R_3 + R_5) \cdot C_8}$$

Eq. 5:
$$F_{P1} = \frac{1}{2 \cdot \pi \cdot R_1 \cdot \left(\frac{C_2 \cdot C_3}{C_2 + C_3}\right)}$$

Eq. 6:
$$F_{P2} = \frac{1}{2 \cdot \pi \cdot R_5 \cdot C_8}$$

Components of the feedback, feed-forward, compensation, and current limit networks need to be adjusted to maintain the systems stability for different input and output voltages applications as shown in Table 2.

Network	Components	$V_{OUT} = 3.3V$ $V_{IN} = 12V$ fixed	$V_{OUT} = 3.3V$ $V_{IN} = 6V \text{ to } 24V$	V _{OUT} = 5.0V V _{IN} = 6V to 24V
Feedback	R3	6.04kΩ	6.04kΩ	6.04kΩ
reedback	R4	27.4kΩ	27.4kΩ	44.2kΩ
Feed-forward	C8	470pF	330pF	330pF
reed-forward	R5	1.37kΩ	499Ω	499Ω
	C2	1nF	470pF	220pF
Compensation	C3	56pF	56pF	56pF
	R1	11.8kΩ	24.3kΩ	24.3kΩ
	C7	22nF	220nF	220nF
	R2	10kΩ	2kΩ	2kΩ
Current Limit	R6	Open	Open	Open
	R7	11kΩ	2kΩ	2kΩ
	R8	600kΩ	133kΩ	133kΩ

Table 2: AAT2689 Feedback, Feed-Forward, Compensation, and Current Limit Components for $V_{\text{OUT}} = 3.3V$ and $V_{\text{OUT}} = 5.0V$.



Channel 1 Thermal Protection

The AAT2689 has an internal thermal protection circuit which will turn on when the device die temperature exceeds 135°C. The internal thermal protection circuit will actively turn off the high side regulator output device to prevent the possibility of over temperature damage. The Buck regulator output will remain in a shutdown state until the internal die temperature falls back below the 135°C trip point. The combination and interaction between the short circuit and thermal protection systems allows the Buck regulator to withstand indefinite short-circuit conditions without sustaining permanent damage.

Over-Current Protection

The Output 1 controller provides true-load DC output current sensing which protects the load and limits component stresses. The output current is sensed through the DC resistance in the output inductor (DCR). The controller reduces the operating frequency when an overcurrent condition is detected; limiting stresses and preventing inductor saturation. This allows the smallest possible inductor for a given output load. A small resistor divider may be necessary to adjust the over-current threshold and compensate for variation in inductor DCR.

The preset current limit threshold is triggered when the differential voltage from RS1 to OS1 exceeds 100mV (nominal).




Figure 2: Resistor Network to Adjust the Current Limit Less than the Pre-Set Over-Current Threshold (Add R7, R8).




Figure 3: Resistor Network to Adjust the Current Limit Greater than the Pre-Set Over-Current Level (Add R6, R7).

Channel 2 Input Capacitor

Typically, a $1\mu F$ or larger capacitor is recommended for C_{IN} in most applications. A C_{IN} capacitor is not required for basic LDO regulator operation. However, if the AAT2689 is physically located more than three centimeters from an input power source, a C_{IN} capacitor will be needed for stable operation.

 C_{IN} should be located as close to the device V_{IN} pin as possible. C_{IN} values greater than $1\mu\text{F}$ will offer superior input line transient response and will assist in maximizing the highest possible power supply ripple rejection. Ceramic, tantalum, or aluminum electrolytic capacitors may be selected for C_{IN} . There is no specific capacitor ESR requirement for C_{IN} . However, for 150mA LDO regulator output operation, ceramic capacitors are recommended for C_{IN} due to their inherent capability over tantalum capacitors to withstand input current surges from low impedance sources, such as batteries in portable devices.

Channel 2 Output Capacitor

For proper load voltage regulation and operational stability, a capacitor is required between pins VOUT and GND. The C_{OUT} capacitor connection to the LDO regulator ground pin should be connected as close as possible for maximum device performance. The AAT2689 LDO has been specifically designed to function with very low ESR ceramic capacitors. For best performance, ceramic capacitors are recommended.



Typical output capacitor values for maximum output current conditions range from 1µF to 10µF. Applications utilizing the exceptionally low output noise and optimum power supply ripple rejection characteristics of channel 2 should use $2.2\mu F$ or greater for C_{OUT} . If desired, C_{OUT} may be increased without limit. In low output current applications where output load is less than 10mA, the minimum value for C_{OUT} can be as low as 0.47 μ F.

Channel 2 Enable Function

The AAT2689 features an LDO regulator enable/disable function. This pin (EN) is active high and is compatible with CMOS logic. To assure the LDO regulator will switch on, the EN turn-on control level must be greater than 1.5V. The LDO regulator will go into disable shutdown mode when the voltage on the EN pin falls below 0.6V. If the enable function is not needed in a specific application, it may be tied to V_{IN} to keep the LDO regulator in a continuously on state. When the LDO regulator is in shutdown mode, an internal $1.5k\Omega$ resistor is connected between V_{OUT} and GND. This is intended to discharge C_{OUT} when the LDO regulator is disabled. The internal $1.5k\Omega$ has no adverse effect on device turn-on time.

Channel 2 Short-Circuit Protection

The AAT2689 LDO contains an internal short-circuit protection circuit that will trigger when the output load current exceeds the internal threshold limit. Under shortcircuit conditions, the output of the LDO regulator will be current limited until the short-circuit condition is removed from the output or LDO regulator package power dissipation exceeds the device thermal limit.

Channel 2 Thermal Protection

The AAT2689 LDO has an internal thermal protection circuit which will turn on when the device die temperature exceeds 150°C. The internal thermal protection circuit will actively turn off the LDO regulator output pass device to prevent the possibility of over temperature damage. The LDO regulator output will remain in a shutdown state until the internal die temperature falls back below the 150°C trip point. The combination and interaction between the short circuit and thermal protection systems allows the LDO regulator to withstand indefinite short-circuit conditions without sustaining permanent damage.

Channel 2 No-Load Stability

The AAT2689 is designed to maintain output voltage regulation and stability under operational no load conditions. This is an important characteristic for applications where the output current may drop to zero.

Channel 2 Reverse Output-to-Input **Voltage Conditions and Protection**

Under normal operating conditions, a parasitic diode exists between the output and input of the LDO regulator. The input voltage should always remain greater than the output load voltage, maintaining a reverse bias on the internal parasitic diode. Conditions where $V_{\text{\scriptsize OUT}}$ might exceed V_{IN} should be avoided since this would forward bias the internal parasitic diode and allow excessive current flow into the V_{OUT} pin, possibly damaging the LDO regulator. In applications where there is a possibility of V_{OUT} exceeding V_{IN} for brief amounts of time during normal operation, the use of a larger value C_{IN} capacitor is highly recommended. A larger value of C_{IN} with respect to C_{OUT} will effect a slower C_{IN} decay rate during shutdown, thus preventing V_{OUT} from exceeding V_{IN} . In applications where there is a greater danger of V_{OUT} exceeding V_{IN} for extended periods of time, it is recommended to place a Schottky diode across V_{IN} to V_{OUT} (connecting the cathode to V_{IN} and anode to V_{OUT}). The Schottky diode forward voltage should be less than 0.45V.

Thermal Calculations

There are three types of losses associated with the AAT2689 step-down converter: switching losses, conduction losses, and quiescent current losses. Conduction losses are associated with the R_{DS(ON)} characteristics of the power output switching devices. Switching losses are dominated by the gate charge of the power output switching devices. At full load, assuming continuous conduction mode (CCM), a simplified form of the synchronous step-down converter and LDO losses is given by:

$$\begin{split} P_{TOTAL} \ \, &= \frac{{I_{OUT1}}^2 \cdot (R_{DS(ON)H} \cdot V_{OUT1} + R_{DS(ON)L} \cdot [V_{IN1} - V_{OUT1}])}{V_{IN1}} \\ \\ &\quad + (t_{SW} \cdot F_S \cdot I_{OUT1} + I_{Q1}) \cdot V_{IN1} + (V_{IN2} - V_{OUT2}) \cdot I_{OUT2} \end{split}$$

 I_{Q1} and I_{Q2} are the step-down converter and LDO quiescent currents respectively. The term t_{SW} is used to estimate the full load step-down converter switching losses.



For asynchronous step-down converter operation, the power dissipation is only in the internal high side MOSFET during the on time. When the switch is off, the power dissipates on the external Schottky diode. Total package loss for AAT2689 reduces to the following equation:

$${\sf P_{TOTAL}} = {\sf I_{OUT1}}^2 \cdot {\sf R_{DS(ON)H}} \cdot {\sf D} + (t_{\sf SW} \cdot {\sf F_S} \cdot {\sf I_{OUT1}} + {\sf I_{Q1}}) \cdot {\sf V_{IN1}} + ({\sf V_{IN2}} - {\sf V_{OUT2}}) \cdot {\sf I_{OUT2}}$$

where D =
$$\frac{V_{OUT}}{V_{IN}}$$
 is the duty cycle.

Since $R_{DS(ON)}$, quiescent current, and switching losses all vary with input voltage, the total losses should be investigated over the complete input voltage range.

Given the total losses, the maximum junction temperature can be derived from the θ_{JA} for the TDFN34-16 package, which is 50°C/W.

$$T_{J(MAX)} = P_{TOTAL} \cdot \theta_{JA} + T_{AMB}$$

Layout Considerations

The suggested PCB layout for the AAT2689 is shown in Figures 4, 5, and 6. The following guidelines should be used to help ensure a proper layout.

1. The power input capacitors (C1 and C15) should be connected as close as possible to high voltage input pin (IN1) and power ground.

- C1, L1, D2, C9 and C11 should be placed as close as possible to minimize any parasitic inductance in the switched current path which generates a large voltage spike during the switching interval. The connection of inductor to switching node should be as short as possible.
- 3. The feedback trace or FB1 pin should be separated from any power trace and connected as close as possible to the load point. Sensing along a high-current load trace will degrade DC load regulation.
- 4. The resistance of the trace from the load returns to PGND should be kept to a minimum. This will help to minimize any error in DC regulation due to differences in the potential of the internal signal ground and the power ground.
- 5. Connect unused signal pins to ground to avoid unwanted noise coupling.
- 6. The critical small signal components include feed-back components, and compensation components should be placed close to the FB1 and COMP1 pins. The feedback resistors should be located as close as possible to the FB1 pin with its ground tied straight to the signal ground plane which is separated from power ground plane.
- 7. C7 should be connected close to the RS1 and OS1 pins, while R2 should be connected directly to the output pin of the inductor. For the best current limit performance, C7 and R2 should be placed on the bottom layer to avoid noise coupling from the inductor.
- 8. For good thermal coupling, PCB vias are required from exposed pad 1 (EP1) to the bottom ground plane and from exposed pad 2 (EP2) to the bottom VIN plane.






Figure 4: AAT2689IRN Evaluation Board Schematic For $V_{IN} = 6V$ to 24V and $V_{OUT} = 3.3V$.




Figure 5: AAT26891RN Evaluation Board Top Layer.




Figure 6: AAT26891RN Evaluation Board Bottom Layer.



AAT2689 Design Example

Specifications

 V_{O1} = 3.3V @ 2.5A, Pulsed Load ΔI_{LOAD} = 2.5A

 $V_{02} = 1.8V @ 600mA$

 $V_{IN1} = 12V$

 $F_s = 490kHz$

 $T_{AMB} = 85$ °C in TDFN34-16 Package

Channel 1 Output Inductor

For Sumida inductor RCH108NP-4R7M, 4.7 μ H, DCR = 11.7m Ω max.

$$\Delta I = \frac{V_{OUT1}}{L_1 \cdot F_S} \cdot \left(1 - \frac{V_{OUT1}}{V_{IN}}\right) = \frac{3.3V}{4.7 \mu H \cdot 490 kHz} \cdot \left(1 - \frac{3.3V}{12V}\right) = 1A$$

$$I_{PK1} = I_{OUT1} + \frac{\Delta I}{2} = 2.5A + 1A = 3.5A$$

$$P_{L1} = I_{OUT1}^2 \cdot DCR = 3.5A^2 \cdot 11.7m\Omega = 143mW$$

Channel 1 Output Capacitor

 $V_{DROOP} = 0.33V (10\% \text{ Output Voltage})$

$$C_{\text{OUT}} = \frac{3 \cdot \Delta I_{\text{LOAD}}}{V_{\text{DROOP}} \cdot F_{\text{S}}} = \frac{3 \cdot 2.5 \text{A}}{0.33 \text{V} \cdot 490 \text{kHz}} = 46.4 \mu \text{F}; \text{ use } 2 \text{x} 22 \mu \text{F}$$

$$I_{\text{RMS(MAX)}} = \frac{1}{2 \cdot \sqrt{3}} \cdot \frac{V_{\text{OUT1}} \cdot (V_{\text{IN(MAX)}} - V_{\text{OUT1}})}{L \cdot F_{\text{S}} \cdot V_{\text{IN1(MAX)}}} = \frac{1}{2 \cdot \sqrt{3}} \cdot \frac{3.3 \text{V} \cdot (24 \text{V} - 3.3 \text{V})}{4.7 \mu \text{H} \cdot 490 \text{kHz} \cdot 24 \text{V}} = 357 \text{mA}_{\text{RMS}}$$

$$P_{RMS} = ESR \cdot I_{RMS}^2 = 11.7 \text{m}\Omega \cdot (357 \text{mA})^2 = 1.5 \text{W}$$

Channel 1 Input Capacitor

Input Ripple $V_{PP} = 25mV$

$$C_{IN1} = \frac{1}{\left(\frac{V_{PP1}}{I_{OUT1}} - ESR\right) \cdot 4 \cdot F_{S}} = \frac{1}{\left(\frac{25mV}{2.5A} - 5m\Omega\right) \cdot 4 \cdot 490kHz} = 102\mu F$$

For low cost applications, $100\mu F/25V$ electrolytic capacitor in parallel with $1\mu F/25V$ ceramic capacitor are used to reduce the ESR.

$$I_{RMS} = \frac{I_{OUT1}}{2} = 1.25A$$

$$P = ESR \cdot (I_{RMS})^2 = 5m\Omega \cdot (1.25A)^2 = 7.8mW$$



Channel 1 Current Limit

Voltage sense $V_S = 100 mV$ Total trace parasitic resistor and inductor DCR is $10 m\Omega$

$$I_{LIM} = \frac{V_{S}}{DCR} = \frac{100mV}{10m\Omega} = 10A > 5A$$

$$R_8 = \frac{V_{\text{OUT1}} \cdot R_2}{V_{\text{OCP}} \cdot I_{\text{LIMIT}} \cdot DCR} = \frac{3.3 \text{V} \cdot 2 \text{k}\Omega}{0.1 \text{V} \cdot 5 \text{A} \cdot 10 \text{m}\Omega} = 133 \text{k}\Omega$$

$$R_7 = \frac{R_2 \cdot R_8}{R_8 - R_2} = \frac{2k\Omega \cdot 133k\Omega}{133k\Omega - 2k\Omega} = 2k\Omega$$

AAT2689 Losses

All values assume a 25°C ambient temperature and thermal resistance of 50°C/W in the TDFN34-16 package.

$$\mathsf{P}_{\mathsf{TOTAL}} = \mathsf{I}_{\mathsf{OUT1}}^2 \cdot \mathsf{R}_{\mathsf{DS}(\mathsf{ON})\mathsf{H}} \cdot \mathsf{D} + (\mathsf{t}_{\mathsf{SW}} \cdot \mathsf{F}_{\mathsf{S}} \cdot \mathsf{I}_{\mathsf{OUT1}} + \mathsf{I}_{\mathsf{Q1}}) \cdot \mathsf{V}_{\mathsf{IN1}} + (\mathsf{V}_{\mathsf{IN2}} - \mathsf{V}_{\mathsf{OUT2}}) \cdot \mathsf{I}_{\mathsf{OUT2}}$$

$$P_{\text{TOTAL}} = \frac{2.5 \text{A}^2 \cdot 70 \text{m}\Omega \cdot 3.3 \text{V}}{12 \text{V}} + (5 \text{ns} \cdot 490 \text{kHz} \cdot 2.5 \text{A} + 70 \mu\text{A}) \cdot 12 \text{V} \cdot (3.3 \text{V} - 1.8 \text{V}) \cdot 600 \text{mA}$$

$$P_{TOTAL} = 1.1W$$

$$T_{J(MAX)} = T_{AMB} + \Theta_{JA} \cdot P_{LOSS} = 25^{\circ}C + (50^{\circ}C/W) \cdot 1.1W = 80^{\circ}C$$



Ordering Information

	Voltage					
Package	Channel 1	Channel 2	Marking ¹	Part Number (Tape and Reel) ²		
TDFN34-16	Adj (0.6)	1.8	3PXYY	AAT26891RN-A1-T1		



All AnalogicTech products are offered in Pb-free packaging. The term "Pb-free" means semiconductor products that are in compliance with current RoHS standards, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. For more information, please visit our website at http://www.analogictech.com/about/quality.aspx.

Legend				
Voltage	Code			
Adjustable (0.6)	А			
1.8	I			


^{1.} XYY = assembly and date code.


^{2.} Sample stock is generally held on part numbers listed in BOLD.



Package Information¹

TDFN34-16





Side View

All dimensions in millimeters.

Advanced Analogic Technologies, Inc. 3230 Scott Boulevard, Santa Clara, CA 95054 Phone (408) 737-4600

Fax (408) 737-4611



© Advanced Analogic Technologies, Inc.

(a) Advanced Analogic Technologies, Inc.

Analogic Tech cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in an AnalogicTech product. No circuit patent licenses, copyrights, mask work rights, or other intellectual property rights are implied. AnalogicTech reserves the right to make changes to their products or specifications or to discontinue any product or service without notice. Except as provided in AnalogicTech's terms and conditions of sale, AnalogicTech assumes no liability whatsoever, and AnalogicTech disclaims any express or implied warranty relating to the sale and/or use of AnalogicTech products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. Testing and other quality control techniques are utilized to the extent AnalogicTech deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed. AnalogicTech and the AnalogicTech logo are trademarks of Advanced Analogic Technologies Incorporated. All other hazards are appeared in this development are recitatived for the interpretative performed. brand and product names appearing in this document are registered trademarks or trademarks of their respective holders

^{1.} The leadless package family, which includes QFN, TQFN, DFN, TDFN and STDFN, has exposed copper (unplated) at the end of the lead terminals due to the manufacturing process. A solder fillet at the exposed copper edge cannot be guaranteed and is not required to ensure a proper bottom solder connection.